ScholarLens Back to search
2008•Journal of China Academy of Electronics and Information TechnologyRequires access

Design of Wide-band Frequency-agile Phase-locked Loop

Naichang Yuan

Open publisher page 0 citations

Abstract

Fast-switching Phase-locked loop(PLL) is analyzed and designed in this paper. Using voltage controlled oscillator(VCO) pre-tuning method,the PLL's pullin time is reduced drastically.First,design guidelines of the PLL's each part are introduced.Then,a prototype is fabricated and measured.Frequency hopping time of the designed PLL is less than 10 μs in the frequency range of 1 GHz to 1.35 GHz,with 5 MHz phase-detecting frequency.It has many other merits,such as low spurious(less than-70 dBc),low phase noise(-95 dBc/Hz/10 kHz),small volume(80×75×22 mm3),and easiness to realize.

About this research paper

What this paper is about

Fast-switching Phase-locked loop(PLL) is analyzed and designed in this paper. Using voltage controlled oscillator(VCO) pre-tuning method,the PLL's pullin time is reduced drastically.First,design guidelines of the PLL's each part are introduced.Then,a prototype is fabricated and measured.Frequency hopping time of the designed PLL is less than 10 μs in the frequency range of 1 GHz to 1.35 GHz,with 5 MHz phase-detecting frequency.It has many other merits,such as low spurious(less than-70 dBc),low phase noise(-95 dBc/Hz/10 kHz),small volume(80×75×22 mm3),and easiness to realize.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Fast-switching Phase-locked loop(PLL) is analyzed and designed in this paper. Using voltage controlled oscillator(VCO) pre-tuning method,the PLL's pullin time is reduced drastically.First,design guidelines of the PLL's each part are introduced.Then,a prototype is fabricated and measured.Frequency hopping time of the designed PLL is less than 10 μs in the frequency range of 1 GHz to 1.35 GHz,with 5 MHz phase-detecting frequency.It has many other merits,such as low spurious(less than-70 dBc),low phase noise(-95 dBc/Hz/10 kHz),small volume(80×75×22 mm3),and easiness to realize.

Key concepts: Phase-locked loop, dBc, Voltage-controlled oscillator, Phase noise, PLL multibit, Frequency synthesizer, Electronic engineering, Spurious relationship

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design of Wide-band Frequency-agile Phase-locked Loop — Research Paper | ScholarLens