A 3.96 GHz phase-locked loop for mode-1 MB-OFDM UWB hopping carrier generation
Yongzheng Zheng, Weinan Li, Xia Lingli, Huang Yumei, Hong Zhiliang
Abstract
Open-access reader
Yongzheng Zheng, Weinan Li, Xia Lingli, Huang Yumei, Hong Zhiliang
Abstract
Open-access reader
A fully integrated phase-locked loop (PLL) is presented for a single quadrature output frequency of 3.96 GHz. The proposed PLL can be applied to mode-1 MB-OFDM UWB hopping carrier generation. An adaptive frequency calibration loop is incorporated into the PLL. The capacitance area in the loop filter is largely reduced through a capacitor multiplier. Implemented in a CMOS process, this PLL draws 13.0 mA current from a single 1.2 V supply while occupying 0.55 mm 2 die area. Measurement results show that the PLL achieves a phase noise of–70 dBc/Hz at 10 kHz offset and −113 dBc/Hz at 1 MHz offset. The integrated RMS jitter from 1 kHz to 10 MHz is 2.2 ps. The reference spur level is less than −68 dBc.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A fully integrated phase-locked loop (PLL) is presented for a single quadrature output frequency of 3.96 GHz. The proposed PLL can be applied to mode-1 MB-OFDM UWB hopping carrier generation. An adaptive frequency calibration loop is incorporated into the PLL. The capacitance area in the loop filter is largely reduced through a capacitor multiplier. Implemented in a CMOS process, this PLL draws 13.0 mA current from a single 1.2 V supply while occupying 0.55 mm 2 die area. Measurement results show that the PLL achieves a phase noise of–70 dBc/Hz at 10 kHz offset and −113 dBc/Hz at 1 MHz offset. The integrated RMS jitter from 1 kHz to 10 MHz is 2.2 ps. The reference spur level is less than −68 dBc.
Key concepts: Phase-locked loop, dBc, Phase noise, Jitter, CMOS, PLL multibit, Electronic engineering, Offset (computer science)