UART Design Based on SystemC
Wang Sai-yu
Abstract
Wang Sai-yu
Abstract
With the continuous development of IC design scale,the epoch of SOC design has already arrived.As a new SOC design language,SystemC is a hardware expanding library and simulation core based on C++ in nature,so it can make complicated electronic system modeling including software and hardware at different abstract level.On C++ platform,it offers the software,hardware and interface description.This paper uses these characteristics of SystemC to realize the UART modeling and validates the simulation result with the waveform.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
With the continuous development of IC design scale,the epoch of SOC design has already arrived.As a new SOC design language,SystemC is a hardware expanding library and simulation core based on C++ in nature,so it can make complicated electronic system modeling including software and hardware at different abstract level.On C++ platform,it offers the software,hardware and interface description.This paper uses these characteristics of SystemC to realize the UART modeling and validates the simulation result with the waveform.
Key concepts: SystemC, Universal asynchronous receiver/transmitter, Computer science, Embedded system, Computer architecture, Software, Interface (matter), High-level synthesis