ScholarLens Back to search
2015•Unpublished venueRequires access

Fast Simulation of SystemC Synthesizable Subset

Mikhail Glukhikh, Mikhail Moiseev

Open publisher page 1 citations

Abstract

Co-design and co-verification of complex SoC requires a virtual platform, which in an ideal case has the single source codes with hardware blocks included. An effective way to do that is using the SystemC language together with high level synthesis technology. Execution of the virtual platform requires simulation of SystemC parts, which is quite time-consuming. We present an approach to accelerate SystemC simulation that is based on reducing a number of SystemC process context switches. This approach is implemented in the FastSim component that contains a few SystemC-inherited classes. Use of Fast Sim requires small changes in the design, and no changes in the SystemC kernel. We have evaluated Fast Sim on an industrial SoC with a number of hardware accelerators and CPU cores. For this project, Fast Sim provides x450 simulation performance boost.

About this research paper

What this paper is about

Co-design and co-verification of complex SoC requires a virtual platform, which in an ideal case has the single source codes with hardware blocks included. An effective way to do that is using the SystemC language together with high level synthesis technology. Execution of the virtual platform requires simulation of SystemC parts, which is quite time-consuming. We present an approach to accelerate SystemC simulation that is based on reducing a number of SystemC process context switches. This approach is implemented in the FastSim component that contains a few SystemC-inherited classes. Use of Fast Sim requires small changes in the design, and no changes in the SystemC kernel. We have evaluated Fast Sim on an industrial SoC with a number of hardware accelerators and CPU cores. For this project, Fast Sim provides x450 simulation performance boost.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Co-design and co-verification of complex SoC requires a virtual platform, which in an ideal case has the single source codes with hardware blocks included. An effective way to do that is using the SystemC language together with high level synthesis technology. Execution of the virtual platform requires simulation of SystemC parts, which is quite time-consuming. We present an approach to accelerate SystemC simulation that is based on reducing a number of SystemC process context switches. This approach is implemented in the FastSim component that contains a few SystemC-inherited classes. Use of Fast Sim requires small changes in the design, and no changes in the SystemC kernel. We have evaluated Fast Sim on an industrial SoC with a number of hardware accelerators and CPU cores. For this project, Fast Sim provides x450 simulation performance boost.

Key concepts: SystemC, Computer science, Transaction-level modeling, Embedded system, High-level synthesis, Kernel (algebra), Computer architecture, Context (archaeology)

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Fast Simulation of SystemC Synthesizable Subset — Research Paper | ScholarLens