Zhou Min-feng
Abstract
Gigabit Ethernet Layer 2 switch chip is the key chip based on which Gigabit Ethernet technology can be used. The performance of Direct Memory Access(DMA) in chip decide the throughput of switch chip. In this paper, a method that implements DMA unit on FPGA is introduced, and the simulation and verification results are given.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Gigabit Ethernet Layer 2 switch chip is the key chip based on which Gigabit Ethernet technology can be used. The performance of Direct Memory Access(DMA) in chip decide the throughput of switch chip. In this paper, a method that implements DMA unit on FPGA is introduced, and the simulation and verification results are given.
Key concepts: Gigabit Ethernet, Gigabit, Embedded system, Synchronous Ethernet, Computer science, Chip, Network interface controller, Ethernet