Gigabit Ethernet Data Transmission Design Based on FPGA
Yuan Yan
Abstract
Yuan Yan
Abstract
To solve the problem of how to use,using The Altera Cyclone Ⅳ series FPGA is adopted as the embedded development platform to implement the TCP/IP protocol using Nios Ⅱ which is a soft core processor for high speed gigabit Ethernet access. Tests on the designed Gigabit Ethernet transmission scheme indicate that the transmission data can be received and transmitted correctly with a high transmitting efficiency.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
To solve the problem of how to use,using The Altera Cyclone Ⅳ series FPGA is adopted as the embedded development platform to implement the TCP/IP protocol using Nios Ⅱ which is a soft core processor for high speed gigabit Ethernet access. Tests on the designed Gigabit Ethernet transmission scheme indicate that the transmission data can be received and transmitted correctly with a high transmitting efficiency.
Key concepts: Gigabit Ethernet, Field-programmable gate array, Synchronous Ethernet, Computer science, ATA over Ethernet, Embedded system, Carrier Ethernet, Ethernet flow control