Research on Improving the Safety and Speed of the FLASH Storage System
Hou Jia-na, Yao Ai-qin, Yunqiang Sun
Abstract
Hou Jia-na, Yao Ai-qin, Yunqiang Sun
Abstract
The improved plan of the high speed and large capacitance storage system is introduced in this paper. Solid-state storage chip FLASH is the storage medium of the board and FPGA is the control core of the storage array. Thus, it is insured to deal with external high speed input data. The new bad block judgment plan is designed to improve the security of data storage. Using busy time of the FLASH to deal with external high speed input data.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The improved plan of the high speed and large capacitance storage system is introduced in this paper. Solid-state storage chip FLASH is the storage medium of the board and FPGA is the control core of the storage array. Thus, it is insured to deal with external high speed input data. The new bad block judgment plan is designed to improve the security of data storage. Using busy time of the FLASH to deal with external high speed input data.
Key concepts: Computer data storage, Flash (photography), Computer hardware, Computer science, Field-programmable gate array, Block (permutation group theory), Flash file system, Flash memory