2007Information Technology and InformatizationRequires access

Research on Verilog HDL Coding Description for FSM Synthesis

Chen Dong-ha

Open publisher page 0 citations

Abstract

Verilog HDL is widely used in ASIC design, and FSM is the important part in digital system design. The paper introduces the FSM design. An approach of different coding description of FSM using Verilog HDL and corresponding synthetical circuit are presented. At last, the design of a synthetical sequence-inspected equipment is used as an example.

About this research paper

What this paper is about

Verilog HDL is widely used in ASIC design, and FSM is the important part in digital system design. The paper introduces the FSM design. An approach of different coding description of FSM using Verilog HDL and corresponding synthetical circuit are presented. At last, the design of a synthetical sequence-inspected equipment is used as an example.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Verilog HDL is widely used in ASIC design, and FSM is the important part in digital system design. The paper introduces the FSM design. An approach of different coding description of FSM using Verilog HDL and corresponding synthetical circuit are presented. At last, the design of a synthetical sequence-inspected equipment is used as an example.

Key concepts: Computer science, Verilog, Coding (social sciences), Application-specific integrated circuit, Electronic circuit design, Computer architecture, Programming language, Hardware description language

Related papers

Back to paper searchBrowse research topicsOriginal source
Research on Verilog HDL Coding Description for FSM Synthesis — Research Paper | ScholarLens