Research on Verilog HDL Coding Description for FSM Synthesis
Chen Dong-ha
Abstract
Chen Dong-ha
Abstract
Verilog HDL is widely used in ASIC design, and FSM is the important part in digital system design. The paper introduces the FSM design. An approach of different coding description of FSM using Verilog HDL and corresponding synthetical circuit are presented. At last, the design of a synthetical sequence-inspected equipment is used as an example.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Verilog HDL is widely used in ASIC design, and FSM is the important part in digital system design. The paper introduces the FSM design. An approach of different coding description of FSM using Verilog HDL and corresponding synthetical circuit are presented. At last, the design of a synthetical sequence-inspected equipment is used as an example.
Key concepts: Computer science, Verilog, Coding (social sciences), Application-specific integrated circuit, Electronic circuit design, Computer architecture, Programming language, Hardware description language