2012Modern Electronics TechniqueRequires access

Design and confirmation of CAN bus controller based on Verilog HDL

Chuannan Li

Open publisher page 1 citations

Abstract

One type of CAN bus controller was designed with Verilog HDL and tested by the aid of a Cyclone FPGA chip.This CAN bus controller was divided into three functional modules: interface management logic module,register module and CAN core module.Every module was designed with Verilog HDL according to their functions.The functions of these modules were simulated by means of the software Modelsim.The CAN bus controller was verified by FPGA chip,and tested together with a four-node CAN network.The testing results show that the CAN bus controller can implement the required functions.

About this research paper

What this paper is about

One type of CAN bus controller was designed with Verilog HDL and tested by the aid of a Cyclone FPGA chip.This CAN bus controller was divided into three functional modules: interface management logic module,register module and CAN core module.Every module was designed with Verilog HDL according to their functions.The functions of these modules were simulated by means of the software Modelsim.The CAN bus controller was verified by FPGA chip,and tested together with a four-node CAN network.The testing results show that the CAN bus controller can implement the required functions.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

One type of CAN bus controller was designed with Verilog HDL and tested by the aid of a Cyclone FPGA chip.This CAN bus controller was divided into three functional modules: interface management logic module,register module and CAN core module.Every module was designed with Verilog HDL according to their functions.The functions of these modules were simulated by means of the software Modelsim.The CAN bus controller was verified by FPGA chip,and tested together with a four-node CAN network.The testing results show that the CAN bus controller can implement the required functions.

Key concepts: ModelSim, Verilog, Field-programmable gate array, Computer science, Embedded system, Controller (irrigation), Node (physics), CAN bus

Related papers

Back to paper searchBrowse research topicsOriginal source
Design and confirmation of CAN bus controller based on Verilog HDL — Research Paper | ScholarLens