Interrupt Module Architecture in MCU
Hu Yong
Abstract
Hu Yong
Abstract
This paper introduces the method of execution- cycle multiplexing and the designs of interrupt flag signals using register model in interrupt module architecture. Some control signals are illustrated with Verilog HDL design in detail. Interrupt module presented in this paper can be used directly in MCU designs. The consideration of priority and triggering time are helpful for other complex interrupt module architecture.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper introduces the method of execution- cycle multiplexing and the designs of interrupt flag signals using register model in interrupt module architecture. Some control signals are illustrated with Verilog HDL design in detail. Interrupt module presented in this paper can be used directly in MCU designs. The consideration of priority and triggering time are helpful for other complex interrupt module architecture.
Key concepts: Interrupt, Computer science, Interrupt handler, Embedded system, Microcontroller, Verilog, Architecture, Computer hardware