2010Video EngineeringRequires access

Study of H.264 Intra Prediction Algorithm Based on FPGA

Changjiang Wu

Open publisher page 0 citations

Abstract

A parallel implementation based on FPGA is proposed to realize H.264 intra prediction in this paper.In order to reduce the complexity of hardware implementation,the design is divided into some function modules by using the design approach of hiberarchy and modularization.Pipeline and ping-pong operation are used to increase the parallelity,speed and bus utilization rate of the system.All of the modules are designed using Verilog,simulated in Modelsim,synthesized in ISE9.1 and verified to work in Xilinx Spartan3E board.The simulation results indicate that the design meets the real-time requirement.

About this research paper

What this paper is about

A parallel implementation based on FPGA is proposed to realize H.264 intra prediction in this paper.In order to reduce the complexity of hardware implementation,the design is divided into some function modules by using the design approach of hiberarchy and modularization.Pipeline and ping-pong operation are used to increase the parallelity,speed and bus utilization rate of the system.All of the modules are designed using Verilog,simulated in Modelsim,synthesized in ISE9.1 and verified to work in Xilinx Spartan3E board.The simulation results indicate that the design meets the real-time requirement.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A parallel implementation based on FPGA is proposed to realize H.264 intra prediction in this paper.In order to reduce the complexity of hardware implementation,the design is divided into some function modules by using the design approach of hiberarchy and modularization.Pipeline and ping-pong operation are used to increase the parallelity,speed and bus utilization rate of the system.All of the modules are designed using Verilog,simulated in Modelsim,synthesized in ISE9.1 and verified to work in Xilinx Spartan3E board.The simulation results indicate that the design meets the real-time requirement.

Key concepts: ModelSim, Computer science, Field-programmable gate array, Verilog, Pipeline (software), Modular programming, Embedded system, Algorithm

Related papers

Back to paper searchBrowse research topicsOriginal source
Study of H.264 Intra Prediction Algorithm Based on FPGA — Research Paper | ScholarLens