2005MicroprocessorsRequires access

Using System C Verification Library in SoC Verification

Yizheng Ye

Open publisher page 0 citations

Abstract

SystemC is a new hardware design language which is suitable for SoC top-level design,and SystemC verification library is an independent library to improve the verification capability.SystemC and SystemC library are described in this paper,and special emphasis is on random verification with SystemC library.

About this research paper

What this paper is about

SystemC is a new hardware design language which is suitable for SoC top-level design,and SystemC verification library is an independent library to improve the verification capability.SystemC and SystemC library are described in this paper,and special emphasis is on random verification with SystemC library.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

SystemC is a new hardware design language which is suitable for SoC top-level design,and SystemC verification library is an independent library to improve the verification capability.SystemC and SystemC library are described in this paper,and special emphasis is on random verification with SystemC library.

Key concepts: SystemC, Computer science, Electronic system-level design and verification, Computer architecture, Embedded system, Transaction-level modeling

Related papers

Back to paper searchBrowse research topicsOriginal source
Using System C Verification Library in SoC Verification — Research Paper | ScholarLens