Using System C Verification Library in SoC Verification
Yizheng Ye
Abstract
Yizheng Ye
Abstract
SystemC is a new hardware design language which is suitable for SoC top-level design,and SystemC verification library is an independent library to improve the verification capability.SystemC and SystemC library are described in this paper,and special emphasis is on random verification with SystemC library.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
SystemC is a new hardware design language which is suitable for SoC top-level design,and SystemC verification library is an independent library to improve the verification capability.SystemC and SystemC library are described in this paper,and special emphasis is on random verification with SystemC library.
Key concepts: SystemC, Computer science, Electronic system-level design and verification, Computer architecture, Embedded system, Transaction-level modeling