ScholarLens Back to search
2010•Modern Electronics TechniqueRequires access

Design and Realization of High Performance Frequency Synthesizer Based on DDS+PLL

Yi Shi

Open publisher page 1 citations

Abstract

In view of the respective advantages of the Direct Digital Frequency Synthesizer(DDS) and the integrated Phase Locked Loop(PLL),a high performance frequency synthesizer is designed which is used in GSM1800MHz.It is formed by the DDS chip AD9851 and the integrated phase-locked-chip ADF4113 using the DDS+PLL technology.The performance,structure and application method of the core chip are introduced.At the same time,the simulation and optimization for the design proposal is made using ADS and ADISimPLL software.The filter is deliberately designed and selected.The simulation and optimized results prove that this frequency synthesizer has characteristics such as wideband,high resolution,and low phase noise.The test results meet the basic design requirements.

About this research paper

What this paper is about

In view of the respective advantages of the Direct Digital Frequency Synthesizer(DDS) and the integrated Phase Locked Loop(PLL),a high performance frequency synthesizer is designed which is used in GSM1800MHz.It is formed by the DDS chip AD9851 and the integrated phase-locked-chip ADF4113 using the DDS+PLL technology.The performance,structure and application method of the core chip are introduced.At the same time,the simulation and optimization for the design proposal is made using ADS and ADISimPLL software.The filter is deliberately designed and selected.The simulation and optimized results prove that this frequency synthesizer has characteristics such as wideband,high resolution,and low phase noise.The test results meet the basic design requirements.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In view of the respective advantages of the Direct Digital Frequency Synthesizer(DDS) and the integrated Phase Locked Loop(PLL),a high performance frequency synthesizer is designed which is used in GSM1800MHz.It is formed by the DDS chip AD9851 and the integrated phase-locked-chip ADF4113 using the DDS+PLL technology.The performance,structure and application method of the core chip are introduced.At the same time,the simulation and optimization for the design proposal is made using ADS and ADISimPLL software.The filter is deliberately designed and selected.The simulation and optimized results prove that this frequency synthesizer has characteristics such as wideband,high resolution,and low phase noise.The test results meet the basic design requirements.

Key concepts: Phase-locked loop, Direct digital synthesizer, Frequency synthesizer, PLL multibit, Electronic engineering, Chip, Phase noise, Realization (probability)

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design and Realization of High Performance Frequency Synthesizer Based on DDS+PLL — Research Paper | ScholarLens