2009•Journal of Circuits and SystemsRequires access

Design of digital radar universal signal processor

Zengping Chen

Open publisher page 0 citations

Abstract

This paper introduces a digital radar universal signal processor,which adopts 4 chips of TS201S as central processor and one chip of Virtex-5 series FPGA as coprocessor and interface controller.Through the reasonable design of bus structure,choosing high speed serial interface and using high speed circuit simulation technique,the processor owns the characteristics of good capability of data processing and alternation,excellent universality,recontructable performance and expansibility.The processor has been tested with real-time ISAR imaging and digital beam forming(DBF).The testing result shows its good performance and practicability.

About this research paper

What this paper is about

This paper introduces a digital radar universal signal processor,which adopts 4 chips of TS201S as central processor and one chip of Virtex-5 series FPGA as coprocessor and interface controller.Through the reasonable design of bus structure,choosing high speed serial interface and using high speed circuit simulation technique,the processor owns the characteristics of good capability of data processing and alternation,excellent universality,recontructable performance and expansibility.The processor has been tested with real-time ISAR imaging and digital beam forming(DBF).The testing result shows its good performance and practicability.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduces a digital radar universal signal processor,which adopts 4 chips of TS201S as central processor and one chip of Virtex-5 series FPGA as coprocessor and interface controller.Through the reasonable design of bus structure,choosing high speed serial interface and using high speed circuit simulation technique,the processor owns the characteristics of good capability of data processing and alternation,excellent universality,recontructable performance and expansibility.The processor has been tested with real-time ISAR imaging and digital beam forming(DBF).The testing result shows its good performance and practicability.

Key concepts: Computer science, Digital signal processor, Coprocessor, Field-programmable gate array, Computer hardware, Media processor, Radar, Interface (matter)

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of digital radar universal signal processor — Research Paper | ScholarLens