Chai Jun
Abstract
This paper discusses the realization plan of the frequency synthesisis source by means of the direct digital synthesis(DDS)STEL-1173 and phase-locked-loop(PLL)Q3236,recommends the matters needing attention in hardware design,and analyses the phase noise and spurious characteristics of the system,finally gives the test results of the system.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper discusses the realization plan of the frequency synthesisis source by means of the direct digital synthesis(DDS)STEL-1173 and phase-locked-loop(PLL)Q3236,recommends the matters needing attention in hardware design,and analyses the phase noise and spurious characteristics of the system,finally gives the test results of the system.
Key concepts: Phase-locked loop, Direct digital synthesizer, PLL multibit, Frequency synthesizer, Realization (probability), Spurious relationship, Phase noise, Computer science