Design of the fast Ethernet interface based on hardware protocol stack chip
Xuzhe Feng
Abstract
Xuzhe Feng
Abstract
Along with higher demands for the information transmission rate of modern data acquisition system and test system,the Ethernet hardware interface is development trend.The Ethernet interface based on XC5VLX50 FPGA of Xilinx company and hardware protocol stack W5300 chip,and the structure is simple,easy to implement.This paper introduce the design of hardware,illustrate the software implementation of hardware protocol stack chip initialization,socket initialization,data transmission.The timing of reading and writing register is elaborated.The experiment results show that the design can achieve stable data transmission,and implement the communication.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Along with higher demands for the information transmission rate of modern data acquisition system and test system,the Ethernet hardware interface is development trend.The Ethernet interface based on XC5VLX50 FPGA of Xilinx company and hardware protocol stack W5300 chip,and the structure is simple,easy to implement.This paper introduce the design of hardware,illustrate the software implementation of hardware protocol stack chip initialization,socket initialization,data transmission.The timing of reading and writing register is elaborated.The experiment results show that the design can achieve stable data transmission,and implement the communication.
Key concepts: Protocol stack, Embedded system, Initialization, Ethernet, Computer science, Computer hardware, Field-programmable gate array, Interface (matter)