ScholarLens Back to search
2008•Yibiao jishu yu chuanganqiRequires access

High Speed USB and CPLD Data Collection System

Meng Cai

Open publisher page 1 citations

Abstract

This paper introduced a high-speed data acquisition system based on USB 2.0.The system utilized interface chip CY7C68013 as the control chip,and adopted the high-speed FIFO,CPLD,high-speed ADC,and DAC.The system makes high-speed sample of single channel analog signal in 12 bit,and transfers the sampled data to PC memory through USB2.0 interface bus with the speed of 18 MB/s,then writes the sampled data to disk and displays the data in waving by win32 application.

About this research paper

What this paper is about

This paper introduced a high-speed data acquisition system based on USB 2.0.The system utilized interface chip CY7C68013 as the control chip,and adopted the high-speed FIFO,CPLD,high-speed ADC,and DAC.The system makes high-speed sample of single channel analog signal in 12 bit,and transfers the sampled data to PC memory through USB2.0 interface bus with the speed of 18 MB/s,then writes the sampled data to disk and displays the data in waving by win32 application.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduced a high-speed data acquisition system based on USB 2.0.The system utilized interface chip CY7C68013 as the control chip,and adopted the high-speed FIFO,CPLD,high-speed ADC,and DAC.The system makes high-speed sample of single channel analog signal in 12 bit,and transfers the sampled data to PC memory through USB2.0 interface bus with the speed of 18 MB/s,then writes the sampled data to disk and displays the data in waving by win32 application.

Key concepts: FIFO (computing and electronics), USB, Complex programmable logic device, Computer hardware, Computer science, Interface (matter), Chip, USB hub

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
High Speed USB and CPLD Data Collection System — Research Paper | ScholarLens