ScholarLens Back to search
2015•Unpublished venueRequires access

Low voltage bulk-driven CMOS inverter with lower delays

Maneesha Gupta, Bhawna Aggarwal, Priyanka Garg, Parish Aggarwal, Swati Jain

Open publisher page 2 citations

Abstract

In this paper, a low voltage bulk-driven CMOS inverter capable of operating at power supplies of ±0.9V using standard CMOS technologies is proposed. The proposed inverter gives not only smoother transient response with a lower delay, but also a sharper fall from high to low than its gate-driven counterpart. The proposed bulk-driven inverter is analysed for various regions of operation and simulated results using SPICE in 0.35μm CMOS technology are shown to demonstrate the effectiveness of the circuit.

About this research paper

What this paper is about

In this paper, a low voltage bulk-driven CMOS inverter capable of operating at power supplies of ±0.9V using standard CMOS technologies is proposed. The proposed inverter gives not only smoother transient response with a lower delay, but also a sharper fall from high to low than its gate-driven counterpart. The proposed bulk-driven inverter is analysed for various regions of operation and simulated results using SPICE in 0.35μm CMOS technology are shown to demonstrate the effectiveness of the circuit.

Why it matters

OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In this paper, a low voltage bulk-driven CMOS inverter capable of operating at power supplies of ±0.9V using standard CMOS technologies is proposed. The proposed inverter gives not only smoother transient response with a lower delay, but also a sharper fall from high to low than its gate-driven counterpart. The proposed bulk-driven inverter is analysed for various regions of operation and simulated results using SPICE in 0.35μm CMOS technology are shown to demonstrate the effectiveness of the circuit.

Key concepts: CMOS, Inverter, Spice, Electronic engineering, Transient (computer programming), Voltage, Logic gate, Electrical engineering

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Low voltage bulk-driven CMOS inverter with lower delays — Research Paper | ScholarLens