ScholarLens Back to search
2014•Unpublished venueRequires access

A VLSI implementation of a frequency synthesizer based on a charge pump PLL

Radu Gabriel Bozomitu, Vlad Cehan, Constantin Barabasa, Neculai Cojan

Open publisher page 3 citations

Abstract

The paper presents a VLSI implementation of a frequency synthesizer based on a charge pump PLL. Indirect synthesis uses a Phase Lock Loop (PLL) architecture with a programmable frequency divider in the loop, providing a large number of frequencies from a single reference frequency. The proposed frequency synthesizer is designed for Short Range Device (SRD) applications around 433MHz and for FM radio in the (88-108)MHz frequency band. The simulations were performed in 0.18μm CMOS technology and confirm the theoretically obtained results.

About this research paper

What this paper is about

The paper presents a VLSI implementation of a frequency synthesizer based on a charge pump PLL. Indirect synthesis uses a Phase Lock Loop (PLL) architecture with a programmable frequency divider in the loop, providing a large number of frequencies from a single reference frequency. The proposed frequency synthesizer is designed for Short Range Device (SRD) applications around 433MHz and for FM radio in the (88-108)MHz frequency band. The simulations were performed in 0.18μm CMOS technology and confirm the theoretically obtained results.

Why it matters

OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The paper presents a VLSI implementation of a frequency synthesizer based on a charge pump PLL. Indirect synthesis uses a Phase Lock Loop (PLL) architecture with a programmable frequency divider in the loop, providing a large number of frequencies from a single reference frequency. The proposed frequency synthesizer is designed for Short Range Device (SRD) applications around 433MHz and for FM radio in the (88-108)MHz frequency band. The simulations were performed in 0.18μm CMOS technology and confirm the theoretically obtained results.

Key concepts: Frequency synthesizer, Phase-locked loop, PLL multibit, Charge pump, Frequency divider, Very-large-scale integration, CMOS, Phase frequency detector

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A VLSI implementation of a frequency synthesizer based on a charge pump PLL — Research Paper | ScholarLens