2011•Unpublished venueRequires access

Design and Implementation of Improved Attenuation CIC Decimator and Interpolator in FPGA

Ramesh Bhakthavatchalu, V. S. Karthika, Lekshmi Ramesh

Abstract

Cascaded Integrator Comb (CIC) filters are widely used in Multirate signal processing as a filter in both decimator (decrease in the sampling rate) and interpolator (increase in the sampling rate). This paper discusses the architecture, design and implementation aspects of decimator and interpolator using CIC filter and comparison between the results in hardware and simulations. The hardware is implemented in FPGA and verified with Modelsim & Lab VIEW simulation results. CIC filters serve as powerful anti aliasing agents before decimation and anti imaging agents for interpolated signals. This paper also discusses about the method to improve the CIC attenuation. CIC Decimator and Interpolator were coded in Verilog, simulated using Modelsim simulator and Lab VIEW and implemented using Xilinx FPGA device.

About this research paper

What this paper is about

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: ModelSim, Cascaded integrator–comb filter, Decimation, Field-programmable gate array, Verilog, Computer science, Computer hardware, Filter (signal processing)