ScholarLens Back to search
1995•IEEE Journal of Solid-State CircuitsRequires access

A wide-bandwidth low-voltage PLL for PowerPC microprocessors

J. Alvarez, H. Sanchez, G. Gerosa, Roger Countryman

Open publisher page 83 citations

Abstract

A 3.3 V Phase-Locked-Loop (PLL) clock synthesizer implemented in 0.5 /spl mu/m CMOS technology is described. The PLL supports internal to external clock frequency ratios of 1, 1.5, 2, 3, and 4 as well as numerous static power down modes for PowerPC microprocessors. The CPU clock lock range spans from 6 to 175 MHz. Lock times below 15 /spl mu/s, PLL power dissipation below 10 mW as well as phase error and jitter below /spl plusmn/100 ps have been measured. The total area of the PLL is 0.52 mm/sup 2/.>

About this research paper

What this paper is about

A 3.3 V Phase-Locked-Loop (PLL) clock synthesizer implemented in 0.5 /spl mu/m CMOS technology is described. The PLL supports internal to external clock frequency ratios of 1, 1.5, 2, 3, and 4 as well as numerous static power down modes for PowerPC microprocessors. The CPU clock lock range spans from 6 to 175 MHz. Lock times below 15 /spl mu/s, PLL power dissipation below 10 mW as well as phase error and jitter below /spl plusmn/100 ps have been measured. The total area of the PLL is 0.52 mm/sup 2/.>

Why it matters

OpenAlex reports 83 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A 3.3 V Phase-Locked-Loop (PLL) clock synthesizer implemented in 0.5 /spl mu/m CMOS technology is described. The PLL supports internal to external clock frequency ratios of 1, 1.5, 2, 3, and 4 as well as numerous static power down modes for PowerPC microprocessors. The CPU clock lock range spans from 6 to 175 MHz. Lock times below 15 /spl mu/s, PLL power dissipation below 10 mW as well as phase error and jitter below /spl plusmn/100 ps have been measured. The total area of the PLL is 0.52 mm/sup 2/.>

Key concepts: PowerPC, Phase-locked loop, PLL multibit, Jitter, CMOS, Bandwidth (computing), Electronic engineering, Electrical engineering

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A wide-bandwidth low-voltage PLL for PowerPC microprocessors — Research Paper | ScholarLens