Wafer-level chip-scale packaging for low-end RF products
M. Bartek, G. Zilber, D. Teomin, A. Polyakov, S.M. Sinaga, P. M. Mendes, Joachim N. Burghartz
Abstract
M. Bartek, G. Zilber, D. Teomin, A. Polyakov, S.M. Sinaga, P. M. Mendes, Joachim N. Burghartz
Abstract
The paper gives a short overview of wafer-level chip-scale packaging technology and analyses its added value in the packaging of RF ICs. Particularly, the possibilities of substrate crosstalk suppression by substrate thinning and trenching together with embedding of RF passives (inductors, antennas) are addressed. The Shellcase-type wafer-level packaging solution is used as a study case presenting its fabrication aspects and its potential for RF IC packaging.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The paper gives a short overview of wafer-level chip-scale packaging technology and analyses its added value in the packaging of RF ICs. Particularly, the possibilities of substrate crosstalk suppression by substrate thinning and trenching together with embedding of RF passives (inductors, antennas) are addressed. The Shellcase-type wafer-level packaging solution is used as a study case presenting its fabrication aspects and its potential for RF IC packaging.
Key concepts: Wafer-level packaging, Wafer-scale integration, Chip-scale package, Wafer, Packaging engineering, Integrated circuit packaging, Embedding, Materials science