Reliable interfacing schemes for TMR fault tolerant system
Pradeep K. Chande, A.K. Ramani
Abstract
Pradeep K. Chande, A.K. Ramani
Abstract
The design issues and implementation of a fault-tolerant multiprocessor system are addressed. Two design alternatives, fail-safe and fail-safe-redundant, are presented. The modular software presented in the earlier trimodule redundant (TMR) system is easily transportable to the proposed architecture. The results of reliability analysis for the two design schemes are presented. The proposed arbitration schemes can be integrated in LSI for improved reliability.>
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design issues and implementation of a fault-tolerant multiprocessor system are addressed. Two design alternatives, fail-safe and fail-safe-redundant, are presented. The modular software presented in the earlier trimodule redundant (TMR) system is easily transportable to the proposed architecture. The results of reliability analysis for the two design schemes are presented. The proposed arbitration schemes can be integrated in LSI for improved reliability.>
Key concepts: Computer science, Fault tolerance, Modular design, Interfacing, Reliability (semiconductor), Embedded system, Reliability engineering, Software