1972•IEEE Journal of Solid-State CircuitsRequires access
A surface-charge random-access memory system
W.E. Engeler, J.J. Tiemann, R.D. Baertsch
Open publisher page 15 citations
Abstract
The authors present a surface-charge storage cell suitable for word-organized dynamic random-access memory and discuss its operation in a memory system. Experimental results and computer simulations of the readout process on a 4/spl times/8 array using this cell are given. A sensitive stable sense-and-refresh amplifier, suitable for use with this memory cell is also described. Simulations of a 4096-bit chip with a storage cell density of 2.5 mils/SUP 2//bit using this refresh amplifier predict a cycle time of 250 ns.