2003•Unpublished venueRequires access

Simulation based cause and effect analysis of cycle time and WIP in semiconductor wafer fabrication

Chao Qi, Tuck Keat Tang, A. Sivakumar

Abstract

Semiconductor wafer fabrication is perhaps one of the most complex manufacturing processes found today. In this paper, we construct a simulation model of part of a wafer fab using ProModel/sup /spl reg// software and analyze the effect of different input variables on selected parameters, such as cycle time, WIP level and equipment utilization rates. These input variables include arrival distribution, batch size, downtime pattern and lot release control. SEMATECH DATASET which has the original actual wafer fab data is used for our analysis.

About this research paper

What this paper is about

Why it matters

OpenAlex reports 13 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Wafer fabrication, Semiconductor device fabrication, Downtime, Wafer, Reliability engineering, Semiconductor device modeling, Wafer testing, Engineering