Propagation delay time and delay-power product of a small-sized DSA-ED gate circuit
Y. Hayashi
Abstract
Y. Hayashi
Abstract
First-order estimation by the simple scaling concept on a DSA-ED (diffused self-aligned enhancement-depletion) gate circuit is described. Propagation delay time less than 100 ps and delay-power product less than 1 fJ will be obtained by an ED NOR gate with DSA MOS drivers with 0.2 /spl mu/ source-to-drain distance and 200 /spl Aring/ gate oxide thickness.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
First-order estimation by the simple scaling concept on a DSA-ED (diffused self-aligned enhancement-depletion) gate circuit is described. Propagation delay time less than 100 ps and delay-power product less than 1 fJ will be obtained by an ED NOR gate with DSA MOS drivers with 0.2 /spl mu/ source-to-drain distance and 200 /spl Aring/ gate oxide thickness.
Key concepts: Propagation delay, Power–delay product, Delay calculation, Electrical engineering, Gate oxide, Power (physics), Logic gate, Scaling