Simulation and Optimization of VHDL code for FPGA-Based Design using Simulink

Simulations and prototyping have been a very important part of the electronics industry since a very long time.In recent years, FPGA's have become increasingly important and have found their way into all kind of digital system design This paper presents a novel, easy and efficient approach of implementation and verification of VHDL code using Simulink and then to regenerate the optimized VHDL code again using Simulink.The VHDL code written for the complicated digital design of 32-bit floating point arithmetic unit has been synthesized on Xilinx, verified and simulated on Simulink.The same VHDL code in Modelsim was optimized using this approach and the optimized code so generated by Simulinkhas also been synthesized to compare the results.Power dissipations for both synthesized designs using Xilinx Power Estimator were also extracted for comparison.