An Efficient Rule Based Fault Simulator
Oommen Tharakan, J. Jacob, Madana Srinivas
Abstract
Oommen Tharakan, J. Jacob, Madana Srinivas
Abstract
In this paper, we report the successful development and implementation of a new fast fault simulation algorithm called Rule Based Fault Simulation. This algorithm is based on a set of rules for deducing the fault list at every line of a digital combinational circuit. The fault simulator has been implemented in the C programming language. The implementation consists of about 3000 lines of source code. The simulator incorporates a three valued (0, 1, x) logic sirnulation and a rule based fault propagation technique. The results of this Rule Based Fault Simulator have been compared with that of an existing Concurrent fault simulator available at Indian Institute of Science, Bangalore. The results obtained for ISCAS-85 benchmark circuits have shown that this simulator is more eficient, than the concurrent fault simulator in terms of CPU time and memory.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper, we report the successful development and implementation of a new fast fault simulation algorithm called Rule Based Fault Simulation. This algorithm is based on a set of rules for deducing the fault list at every line of a digital combinational circuit. The fault simulator has been implemented in the C programming language. The implementation consists of about 3000 lines of source code. The simulator incorporates a three valued (0, 1, x) logic sirnulation and a rule based fault propagation technique. The results of this Rule Based Fault Simulator have been compared with that of an existing Concurrent fault simulator available at Indian Institute of Science, Bangalore. The results obtained for ISCAS-85 benchmark circuits have shown that this simulator is more eficient, than the concurrent fault simulator in terms of CPU time and memory.
Key concepts: Fault Simulator, Benchmark (surveying), Fault (geology), Computer science, Logic simulation, Set (abstract data type), Fault model, Computer architecture simulator