Board and system test with SoC DFT
Stephen Sunter
Abstract
Stephen Sunter
Abstract
Testing an SoC in its chip manufacturing process is the simplest of the test problems that SoC and the DFT engineers working on its design will ever encounter. This article outlines the task and the challenges involved in DFT activities. It also tackled the implication of SoC DFT in later tests activities.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Testing an SoC in its chip manufacturing process is the simplest of the test problems that SoC and the DFT engineers working on its design will ever encounter. This article outlines the task and the challenges involved in DFT activities. It also tackled the implication of SoC DFT in later tests activities.
Key concepts: System on a chip, Design for testing, Test (biology), Computer science, Embedded system, Task (project management), Chip, Process (computing)