Power and Chip-Area Aware Network-on-Chip Modeling for System on Chip Simulation
Masoud Oveis-Gharan, Gul N. Khan
Abstract
Open-access reader
Masoud Oveis-Gharan, Gul N. Khan
Abstract
Open-access reader
In this paper, a Flexible And Accurate Network-On-chip Simulator (FAANOS) is introduced. NoC is a critical structure for system-on-chip design. We discuss the structure of its various components by presenting their details. We also provide an analytical methodology that employs the micro-architectur
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper, a Flexible And Accurate Network-On-chip Simulator (FAANOS) is introduced. NoC is a critical structure for system-on-chip design. We discuss the structure of its various components by presenting their details. We also provide an analytical methodology that employs the micro-architectur
Key concepts: Chip, Network on a chip, System on a chip, Computer science, Embedded system, Power (physics), Power network design, Computer architecture