ScholarLens Back to search
2013•Advances in intelligent systems research/Advances in Intelligent Systems ResearchOpen access

Design of a 24 GHz Programmable Frequency Divider in 65-nm CMOS Process

Bao Huagui, Zhiqun Li, Qin Li, Wang Zhigong

Open full text 0 citations

Abstract

A 24 GHz programmable frequency divider in 65-nm CMOS process is presented in this paper.The divide ratio can be varied from 208 to 270 in a step size of 2.The divider consists of a divide-by-2, an 8/9 dual-modulus prescaler, a programmable pulse-swallow counter and a buffer.The post simulation results demonstrate that the divider can operate with the input frequency ranging from 16 GHz to 32 GHz while it draws 7.3 mA from a 1.2 V power supply.

Open-access reader

About this research paper

What this paper is about

A 24 GHz programmable frequency divider in 65-nm CMOS process is presented in this paper.The divide ratio can be varied from 208 to 270 in a step size of 2.The divider consists of a divide-by-2, an 8/9 dual-modulus prescaler, a programmable pulse-swallow counter and a buffer.The post simulation results demonstrate that the divider can operate with the input frequency ranging from 16 GHz to 32 GHz while it draws 7.3 mA from a 1.2 V power supply.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A 24 GHz programmable frequency divider in 65-nm CMOS process is presented in this paper.The divide ratio can be varied from 208 to 270 in a step size of 2.The divider consists of a divide-by-2, an 8/9 dual-modulus prescaler, a programmable pulse-swallow counter and a buffer.The post simulation results demonstrate that the divider can operate with the input frequency ranging from 16 GHz to 32 GHz while it draws 7.3 mA from a 1.2 V power supply.

Key concepts: Frequency divider, CMOS, Current divider, Wilkinson power divider, Electrical engineering, Frequency multiplier, Voltage divider, Ranging

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design of a 24 GHz Programmable Frequency Divider in 65-nm CMOS Process — Research Paper | ScholarLens