Bob Duncan, K.C. Smith, A.S. Sedra
Abstract
A new GaAs logic style is proposed, one which uses current as the signal processing parameter. Built around a current mirror, this direct-coupled FET logic (DCFL) analogue, dubbed pseudo-current-mode logic (PCML), features a power-delay product of 83 fJ and rail-to-rail logic swing.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new GaAs logic style is proposed, one which uses current as the signal processing parameter. Built around a current mirror, this direct-coupled FET logic (DCFL) analogue, dubbed pseudo-current-mode logic (PCML), features a power-delay product of 83 fJ and rail-to-rail logic swing.
Key concepts: Current-mode logic, Gallium arsenide, Emitter-coupled logic, Logic gate, Logic family, Logic level, Current (fluid), Diode–transistor logic