ScholarLens Back to search
2011•Unpublished venueRequires access

Low-power adiabatic SRAM

Hides Jamima, Yasuhiro Takahashi, Toshikazu Sekine

Open publisher page 10 citations

Abstract

This paper presents a new adiabatic static random access memory (SRAM). The proposed adiabatic SRAM uses two trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of proposed SRAM consists of two high load resistors which is constructed of PMOS, a cross-coupled NMOS pair and NMOS switch which is necessary to restrict short circuit current. From the simulation results, we show that the energy consumption of the proposed circuit is lower than that of conventional SRAM.

About this research paper

What this paper is about

This paper presents a new adiabatic static random access memory (SRAM). The proposed adiabatic SRAM uses two trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of proposed SRAM consists of two high load resistors which is constructed of PMOS, a cross-coupled NMOS pair and NMOS switch which is necessary to restrict short circuit current. From the simulation results, we show that the energy consumption of the proposed circuit is lower than that of conventional SRAM.

Why it matters

OpenAlex reports 10 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper presents a new adiabatic static random access memory (SRAM). The proposed adiabatic SRAM uses two trapezoidal-wave pulses and resembles behavior of static CMOS 4T-SRAM. The elementary cell structure of proposed SRAM consists of two high load resistors which is constructed of PMOS, a cross-coupled NMOS pair and NMOS switch which is necessary to restrict short circuit current. From the simulation results, we show that the energy consumption of the proposed circuit is lower than that of conventional SRAM.

Key concepts: NMOS logic, Static random-access memory, PMOS logic, Resistor, Adiabatic process, CMOS, Adiabatic circuit, Electronic engineering

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Low-power adiabatic SRAM — Research Paper | ScholarLens