Core+ASIC methodology: the pursuit of system-on-a-chip

When integrating pre-designed cores, the ASIC design methodology must handle varying interface requirements, inconsistent testability requirements, limited core porosity and multiple core types. This paper discusses these challenges, proposes solutions, and gives specific examples of working system-on-a-chip hardware.