An incremental synthesis method for ASIC design
J.-C. Giomi
Abstract
J.-C. Giomi
Abstract
An incremental synthesis method which enables ASIC designers to incrementally modify their register-transfer-level (RTL) behavior descriptions is described. This synthesis method synthesizes and optimizes only RTL behaviors which have been modified. An incremental synthesis approach reduces the overall synthesis time when an incremental modification has been performed. This synthesis method allows ASIC designers to control the design space exploration more closely.>
OpenAlex reports 4 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
An incremental synthesis method which enables ASIC designers to incrementally modify their register-transfer-level (RTL) behavior descriptions is described. This synthesis method synthesizes and optimizes only RTL behaviors which have been modified. An incremental synthesis approach reduces the overall synthesis time when an incremental modification has been performed. This synthesis method allows ASIC designers to control the design space exploration more closely.>
Key concepts: Application-specific integrated circuit, High-level synthesis, Computer science, Register-transfer level, Control (management), Computer architecture, Logic synthesis, Embedded system