1995University of Twente Research InformationRequires access

Fast transient ESD simulation of the NMOS protection transistor

J.R.M. Luchies, K. Verhaege, F.G. Kuper, A.J. Mouthaan, H.C. de Graaff

Open publisher page 10 citations

Abstract

The protective properties of NMOS transistors for the Charged Device Model have been investigated. With 2D device simulation it is shown that the base transition time is the limiting factor for CDM NMOS transistor protection. An improved compact transistor model accounting for intrinsic base resistance is presented.

About this research paper

What this paper is about

The protective properties of NMOS transistors for the Charged Device Model have been investigated. With 2D device simulation it is shown that the base transition time is the limiting factor for CDM NMOS transistor protection. An improved compact transistor model accounting for intrinsic base resistance is presented.

Why it matters

OpenAlex reports 10 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

The protective properties of NMOS transistors for the Charged Device Model have been investigated. With 2D device simulation it is shown that the base transition time is the limiting factor for CDM NMOS transistor protection. An improved compact transistor model accounting for intrinsic base resistance is presented.

Key concepts: NMOS logic, Transistor, Electrostatic discharge, Transient (computer programming), Base (topology), Limiting, Materials science, MOSFET

Related papers

Back to paper searchBrowse research topicsOriginal source
Fast transient ESD simulation of the NMOS protection transistor — Research Paper | ScholarLens