Hierarchical redundancy design for WSI neuro-processors

This paper proposes the hierarchical redundancy design for the defect recovery of wafer scale neuro-processors. The design combines both the circuit level redundancy and the system level redundancy. The hierarchical redundancy design results in that a neuro-processor composed of 500 neurons may be implemented on a single wafer with 27% increase of hardware and with sufficient yield.