2024•SSRN Electronic JournalOpen access

A Dataflow-Based Architecture and Design Methodology for Multi-Thread Reconfigurable Coprocessors on Fpga Socs

Francesco Ratto, Claudio Rubattu, Luigi Raffo, Francesca Palumbo

Open full text 0 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Dataflow, Coprocessor, Thread (computing), Computer architecture, Field-programmable gate array, Computer science, Architecture, Embedded system

Back to paper search Browse research topics Original source

A Dataflow-Based Architecture and Design Methodology for Multi-Thread Reconfigurable Coprocessors on Fpga Socs — Research Paper | ScholarLens