2020Unpublished venueRequires access

Bus Classifications

Philippe Darche

Open publisher page 0 citations

Abstract

This chapter presents the different topologies of bus-based architectures and covers buses currently used in the computer industry. Initially, all the entities shared the same bus, called a “shared bus”, or “linear bus”, when there was only one bus connecting all of the subunits inside a computer. All sorts of information and signals would pass through this bus, at variable bitrates. The chapter discusses the multibus architecture, including segmented buses, hierarchical buses, and multiple buses. A bridge links two buses together. It can be as simple as a driver, which isolates and amplifies the signals. The chapter also introduces buses that are presented in the industry depending on their location in a digital system, including local buses, memory buses, link bus, expansion slot bus, expansion bus, input/output bus, and backplane and centerplane buses, field bus, and power bus.

About this research paper

What this paper is about

This chapter presents the different topologies of bus-based architectures and covers buses currently used in the computer industry. Initially, all the entities shared the same bus, called a “shared bus”, or “linear bus”, when there was only one bus connecting all of the subunits inside a computer. All sorts of information and signals would pass through this bus, at variable bitrates. The chapter discusses the multibus architecture, including segmented buses, hierarchical buses, and multiple buses. A bridge links two buses together. It can be as simple as a driver, which isolates and amplifies the signals. The chapter also introduces buses that are presented in the industry depending on their location in a digital system, including local buses, memory buses, link bus, expansion slot bus, expansion bus, input/output bus, and backplane and centerplane buses, field bus, and power bus.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This chapter presents the different topologies of bus-based architectures and covers buses currently used in the computer industry. Initially, all the entities shared the same bus, called a “shared bus”, or “linear bus”, when there was only one bus connecting all of the subunits inside a computer. All sorts of information and signals would pass through this bus, at variable bitrates. The chapter discusses the multibus architecture, including segmented buses, hierarchical buses, and multiple buses. A bridge links two buses together. It can be as simple as a driver, which isolates and amplifies the signals. The chapter also introduces buses that are presented in the industry depending on their location in a digital system, including local buses, memory buses, link bus, expansion slot bus, expansion bus, input/output bus, and backplane and centerplane buses, field bus, and power bus.

Key concepts: Local bus, System bus, Control bus, Back-side bus, Bus, Address bus, IEBus, Bus network

Related papers

Back to paper searchBrowse research topicsOriginal source
Bus Classifications — Research Paper | ScholarLens