Pulse-Engineered Controlled-V Gate and Its Applications on Superconducting Quantum Device
Takahiko Satoh, Shun Oomura, Michihiko Sugawara, Naoki Yamamoto
Abstract
Open-access reader
Takahiko Satoh, Shun Oomura, Michihiko Sugawara, Naoki Yamamoto
Abstract
Open-access reader
In this article, we demonstrate that, by employing the OpenPulse design kit for IBM superconducting quantum devices, the controlled-V gate (cvgate) can be implemented in about half the gate time to the controlled-X gate (cxorcnotgate) and consequently 65.5% reduced gate time compared to thecx-based implementation ofcv. Then, based on the theory of Cartan decomposition, we characterize the set of all two-qubit gates implemented with only two or threecvgates; using pulse-engineeredcvgates, enables us to implement these gates with shorter gate time and possibly better gate fidelity than thecx-based one, as actually demonstrated in two examples. Moreover, we showcase the improvement of linearly coupled three-qubit Toffoli gate by implementing it with the pulse-engineeredcvgate, both in gate time and the averaged output-state fidelity. These results imply the importance of ourcvgate implementation technique, which, as an additional option for the basis gate set design, may shorten the overall computation time and consequently improve the precision of several quantum algorithms executed on a real device.
OpenAlex reports 16 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this article, we demonstrate that, by employing the OpenPulse design kit for IBM superconducting quantum devices, the controlled-V gate (cvgate) can be implemented in about half the gate time to the controlled-X gate (cxorcnotgate) and consequently 65.5% reduced gate time compared to thecx-based implementation ofcv. Then, based on the theory of Cartan decomposition, we characterize the set of all two-qubit gates implemented with only two or threecvgates; using pulse-engineeredcvgates, enables us to implement these gates with shorter gate time and possibly better gate fidelity than thecx-based one, as actually demonstrated in two examples. Moreover, we showcase the improvement of linearly coupled three-qubit Toffoli gate by implementing it with the pulse-engineeredcvgate, both in gate time and the averaged output-state fidelity. These results imply the importance of ourcvgate implementation technique, which, as an additional option for the basis gate set design, may shorten the overall computation time and consequently improve the precision of several quantum algorithms executed on a real device.
Key concepts: Toffoli gate, Controlled NOT gate, Quantum gate, NAND gate, Gate count, Quantum computer, Gate equivalent, Quantum circuit