2021Unpublished venueRequires access

The MUX-Based PUF Architecture for Hardware Security

Kaveri Hatti, C Paramasivam

Open publisher page 13 citations

Abstract

In the world of Internet of things (IoT), Hardware security plays very important role. Hardware security is a vast area, in which Physical Unclonable Function (PUF) is apart of it. PUF works on the concept of manufacturing process variations. Designing the PUF is easy but replicating the same design is harder, so it is best suitable for generating the unique response with the random challenges. Due to uncontrolled process variation, the unique responses (output) are generated by PUF. These unique response are used as finger print of the IC's. It is difficult to access the data from IC's by unauthorized person after employing the PUF as a security primitive. Applications of PUF in the literature are True Random Number Generation, Identification, Authentication and IP protection. This paper presents, design and implementation of different MUX based PUF architectures, post implementation timing simulation and comparing the resources utilization of the Arbiter PUF, Feed-Forward PUF and Double Feed-Forward XOR Arbiter PUF on the ZYNQ 7000 FPGA board using the VIVADO 2019.1 software.

About this research paper

What this paper is about

In the world of Internet of things (IoT), Hardware security plays very important role. Hardware security is a vast area, in which Physical Unclonable Function (PUF) is apart of it. PUF works on the concept of manufacturing process variations. Designing the PUF is easy but replicating the same design is harder, so it is best suitable for generating the unique response with the random challenges. Due to uncontrolled process variation, the unique responses (output) are generated by PUF. These unique response are used as finger print of the IC's. It is difficult to access the data from IC's by unauthorized person after employing the PUF as a security primitive. Applications of PUF in the literature are True Random Number Generation, Identification, Authentication and IP protection. This paper presents, design and implementation of different MUX based PUF architectures, post implementation timing simulation and comparing the resources utilization of the Arbiter PUF, Feed-Forward PUF and Double Feed-Forward XOR Arbiter PUF on the ZYNQ 7000 FPGA board using the VIVADO 2019.1 software.

Why it matters

OpenAlex reports 13 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In the world of Internet of things (IoT), Hardware security plays very important role. Hardware security is a vast area, in which Physical Unclonable Function (PUF) is apart of it. PUF works on the concept of manufacturing process variations. Designing the PUF is easy but replicating the same design is harder, so it is best suitable for generating the unique response with the random challenges. Due to uncontrolled process variation, the unique responses (output) are generated by PUF. These unique response are used as finger print of the IC's. It is difficult to access the data from IC's by unauthorized person after employing the PUF as a security primitive. Applications of PUF in the literature are True Random Number Generation, Identification, Authentication and IP protection. This paper presents, design and implementation of different MUX based PUF architectures, post implementation timing simulation and comparing the resources utilization of the Arbiter PUF, Feed-Forward PUF and Double Feed-Forward XOR Arbiter PUF on the ZYNQ 7000 FPGA board using the VIVADO 2019.1 software.

Key concepts: Arbiter, Physical unclonable function, Computer science, Hardware security module, Field-programmable gate array, Embedded system, Multiplexer, Authentication (law)

Related papers

Back to paper searchBrowse research topicsOriginal source
The MUX-Based PUF Architecture for Hardware Security — Research Paper | ScholarLens