DMA Function Verification Based on UVM Verification Platform
Jie Wang, Shuqin Geng, Xiaohong Peng, Xuefeng Li, Qian Sun, Pengkun Li
Abstract
Jie Wang, Shuqin Geng, Xiaohong Peng, Xuefeng Li, Qian Sun, Pengkun Li
Abstract
This article describes the UVM verification platform built with system verilog language, which realizes the functional verification of Direct Memory Access, and achieves verification of the correctness of DUT functions and coverage statistics. The verification results show that DMA functions correctly in different working modes, and the coverage rate has reached 100% collection. The UVM verification platform has high flexibility, can greatly improve the verification efficiency and the reusability of the verification platform, and meet the needs of IC verification.
OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This article describes the UVM verification platform built with system verilog language, which realizes the functional verification of Direct Memory Access, and achieves verification of the correctness of DUT functions and coverage statistics. The verification results show that DMA functions correctly in different working modes, and the coverage rate has reached 100% collection. The UVM verification platform has high flexibility, can greatly improve the verification efficiency and the reusability of the verification platform, and meet the needs of IC verification.
Key concepts: Functional verification, Computer science, High-level verification, Intelligent verification, Verification, Function (biology), Formal verification, Software verification