2009•International Conference on Computers and Devices for CommunicationRequires access

Design and implementation of FPGA based interface model for scale-free network using I2C bus protocol on Quartus II 6.0

Venkateswaran, Shayanti Mukherjee, Sanyal, Nandi Nandi

Open publisher page 0 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Field-programmable gate array, Computer science, Protocol (science), Interface (matter), Embedded system, Scale (ratio), Computer network, Operating system

Back to paper search Browse research topics Original source

Design and implementation of FPGA based interface model for scale-free network using I2C bus protocol on Quartus II 6.0 — Research Paper | ScholarLens