2009•Seoul National University Open Repository (Seoul National University)Requires access

Hardware Implementation of Min-Sum Decoder for Quasi-Cyclic Low-Density Parity Check (QC-LDPC) Codes

Otgontsetseg Sukhbaatar

Open publisher page 0 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Low-density parity-check code, Computer science, Parity (physics), Parallel computing, Mathematics, Arithmetic, Decoding methods, Algorithm

Back to paper search Browse research topics Original source

Hardware Implementation of Min-Sum Decoder for Quasi-Cyclic Low-Density Parity Check (QC-LDPC) Codes — Research Paper | ScholarLens