2020•Unpublished venueRequires access

Chip/Package/Board Co-Design Methodology Applied to Full-Custom Heterogeneous Integration

Thomas Brandtner, Klaus Pressel, Natalia Floman, Michael Schultz, M. Vogl

Open publisher page 8 citations

Abstract

Heterogeneous integration leads to significant increase in design complexity. We present a modular full-custom chip/package/board co-design environment based on a versatile backbone idea, which has been used successfully in various system-in-package (SiP) designs. We show challenges and solutions for co-design applied to traditional leadframe assembly and packaging (e.g. QFP, QFN, TO, SON, DSO) as well as more recent technologies like FOWLP or laminate BGA and LGA.

About this research paper

What this paper is about

Heterogeneous integration leads to significant increase in design complexity. We present a modular full-custom chip/package/board co-design environment based on a versatile backbone idea, which has been used successfully in various system-in-package (SiP) designs. We show challenges and solutions for co-design applied to traditional leadframe assembly and packaging (e.g. QFP, QFN, TO, SON, DSO) as well as more recent technologies like FOWLP or laminate BGA and LGA.

Why it matters

OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Heterogeneous integration leads to significant increase in design complexity. We present a modular full-custom chip/package/board co-design environment based on a versatile backbone idea, which has been used successfully in various system-in-package (SiP) designs. We show challenges and solutions for co-design applied to traditional leadframe assembly and packaging (e.g. QFP, QFN, TO, SON, DSO) as well as more recent technologies like FOWLP or laminate BGA and LGA.

Key concepts: Quad Flat No-leads package, Ball grid array, Chip-scale package, Package on package, System in package, Modular design, Package design, Chip

Related papers

Back to paper searchBrowse research topicsOriginal source
Chip/Package/Board Co-Design Methodology Applied to Full-Custom Heterogeneous Integration — Research Paper | ScholarLens