Address Alignment and Dynamic Mode Change Based SDRAM Memory Controller

Computer system is increasingly limited by memory performance. The gap between processor and external memory increases 50% per year, a dynamic memory controller improves the communication speed between processor and memory. Here scheduling algorithm is presented for synchronous dynamic random access memory (SDRAM). The presented scheme reduces the SDRAM latency by 40%.