ScholarLens Back to search
2019•Unpublished venueRequires access

A Low Power Fast Ethernet Physical Layer Transceiver

Simon Buhr, Xin Xu, Martin Kreißig, Frank Ellinger

Open publisher page 5 citations

Abstract

This work presents the design of a low power Fast Ethernet physical layer (PHY) transceiver. The PHY chip is implemented in a 180 nm technology of GLOBALFOUNDRIES and optimized for lowest power consumption. Measurement results demonstrate error free data transmission with 100 Mb/s over up to 100 m category 5 unshielded twisted pair cables. Under full link utilization using a 100 m cable, the power consumption is only 70 mW. This is, to the best of the authors knowledge, the lowest power consumption reported to date for such a Fast Ethernet PHY transceiver.

About this research paper

What this paper is about

This work presents the design of a low power Fast Ethernet physical layer (PHY) transceiver. The PHY chip is implemented in a 180 nm technology of GLOBALFOUNDRIES and optimized for lowest power consumption. Measurement results demonstrate error free data transmission with 100 Mb/s over up to 100 m category 5 unshielded twisted pair cables. Under full link utilization using a 100 m cable, the power consumption is only 70 mW. This is, to the best of the authors knowledge, the lowest power consumption reported to date for such a Fast Ethernet PHY transceiver.

Why it matters

OpenAlex reports 5 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This work presents the design of a low power Fast Ethernet physical layer (PHY) transceiver. The PHY chip is implemented in a 180 nm technology of GLOBALFOUNDRIES and optimized for lowest power consumption. Measurement results demonstrate error free data transmission with 100 Mb/s over up to 100 m category 5 unshielded twisted pair cables. Under full link utilization using a 100 m cable, the power consumption is only 70 mW. This is, to the best of the authors knowledge, the lowest power consumption reported to date for such a Fast Ethernet PHY transceiver.

Key concepts: PHY, Transceiver, Ethernet, Physical layer, Synchronous Ethernet, Carrier Ethernet, Ethernet over SDH, Power consumption

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
A Low Power Fast Ethernet Physical Layer Transceiver — Research Paper | ScholarLens