ScholarLens Back to search
2019•IEEE Electron Device LettersRequires access

Simulation Study of Overlap Capacitance in Source-Gated Transistors for Current-Mode Pixel Drivers

Raymond Drury, Eva Bestelink, Radu Alexandru Sporea

Open publisher page 16 citations

Abstract

Contrary to conventional design principles, current-driven pixel drivers based on source-gated transistors (SGTs) achieve their optimal drive current and speed with a deliberate 5-10-μm gate-source overlap. Total pixel circuit area need not increase, as the additional device area can be compensated by reducing the pixel storage capacitor. The numerical simulations demonstrate the viability of SGTs for emissive pixel drivers and high gain, low power, and robust circuits for emerging sensor arrays.

About this research paper

What this paper is about

Contrary to conventional design principles, current-driven pixel drivers based on source-gated transistors (SGTs) achieve their optimal drive current and speed with a deliberate 5-10-μm gate-source overlap. Total pixel circuit area need not increase, as the additional device area can be compensated by reducing the pixel storage capacitor. The numerical simulations demonstrate the viability of SGTs for emissive pixel drivers and high gain, low power, and robust circuits for emerging sensor arrays.

Why it matters

OpenAlex reports 16 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Contrary to conventional design principles, current-driven pixel drivers based on source-gated transistors (SGTs) achieve their optimal drive current and speed with a deliberate 5-10-μm gate-source overlap. Total pixel circuit area need not increase, as the additional device area can be compensated by reducing the pixel storage capacitor. The numerical simulations demonstrate the viability of SGTs for emissive pixel drivers and high gain, low power, and robust circuits for emerging sensor arrays.

Key concepts: Transistor, Pixel, Capacitance, Capacitor, Logic gate, Current (fluid), Power (physics), Electronic circuit

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Simulation Study of Overlap Capacitance in Source-Gated Transistors for Current-Mode Pixel Drivers — Research Paper | ScholarLens