20182018 IEEE International Conference of Safety Produce Informatization (IICSPI)Requires access

A FPGA-based Low-latency Multi-channel Video Network Transmission System Design

Jun Lu, Yao Ding

Open publisher page 1 citations

Abstract

Based on FPGA-based real-time video data transmission and coding-decoding technology, this paper realized automatic PAL and NTSC modulation recognition with four-channel AV analog signal as the input. After BT.656 digital video signals were compressed at high compression ratio, long-distance transmission of video signals was realized through GPHY gigabit Ethernet. Uncompressed by the receiver terminal, data reached YCbCr422 through BT.656 and then were output at VGA in RGB format and at HDMI in high-definition format. four-channel AV signals were put under parallel processing, which gave full play to high concurrency of FPGA and high real-time data-handling capacity. Compared with traditional video network transmission system, latency was reduced from about 500ms to 200ms to realize low-latency multi-channel video signal network transmission based on FPGA.

About this research paper

What this paper is about

Based on FPGA-based real-time video data transmission and coding-decoding technology, this paper realized automatic PAL and NTSC modulation recognition with four-channel AV analog signal as the input. After BT.656 digital video signals were compressed at high compression ratio, long-distance transmission of video signals was realized through GPHY gigabit Ethernet. Uncompressed by the receiver terminal, data reached YCbCr422 through BT.656 and then were output at VGA in RGB format and at HDMI in high-definition format. four-channel AV signals were put under parallel processing, which gave full play to high concurrency of FPGA and high real-time data-handling capacity. Compared with traditional video network transmission system, latency was reduced from about 500ms to 200ms to realize low-latency multi-channel video signal network transmission based on FPGA.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Based on FPGA-based real-time video data transmission and coding-decoding technology, this paper realized automatic PAL and NTSC modulation recognition with four-channel AV analog signal as the input. After BT.656 digital video signals were compressed at high compression ratio, long-distance transmission of video signals was realized through GPHY gigabit Ethernet. Uncompressed by the receiver terminal, data reached YCbCr422 through BT.656 and then were output at VGA in RGB format and at HDMI in high-definition format. four-channel AV signals were put under parallel processing, which gave full play to high concurrency of FPGA and high real-time data-handling capacity. Compared with traditional video network transmission system, latency was reduced from about 500ms to 200ms to realize low-latency multi-channel video signal network transmission based on FPGA.

Key concepts: Uncompressed video, Computer science, S-Video, Computer hardware, Field-programmable gate array, NTSC, Ethernet, Video Graphics Array

Related papers

Back to paper searchBrowse research topicsOriginal source
A FPGA-based Low-latency Multi-channel Video Network Transmission System Design — Research Paper | ScholarLens