2019•Lecture notes in electrical engineeringRequires access

A Reusable Functional Simulation Verification Method Based on UVM for FPGA Products in DAS

Xiu-Hong Lv, Yuntao Zhang, Zongsheng Cao, Fei Wu, Ling-Ling Dong

Open publisher page 1 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Functional verification, Intelligent verification, High-level verification, Verification, Computer science, Field-programmable gate array, Reusability, Runtime verification

Back to paper search Browse research topics Original source

A Reusable Functional Simulation Verification Method Based on UVM for FPGA Products in DAS — Research Paper | ScholarLens